Posts for: #Psion

Updates

I can’t believe it’s been two months since I last posted here. Much has happened on this project and, although I don’t have time to write in detail about these things now, I wanted to give you a brief overview. Warning: Expect Exclamation Marks.

A Co-Conspirator Has Been Found!

Karl happened to be working on a Psion SSD project at the same time as me and asked me if I wanted to collaborate. I was apprehensive at first - us techies can be quite possessive of our projects at times - but it’s been working brilliantly. We’re approaching the SSD challenge from two different angles, which has actually helped in analysing the SIBO platform. So if I refer to “we” rather than “I”, you know I’m talking about Karl and me.

[Read more]

Further Logic Analysis, plus SSD Destruction

It’s been a relatively fruitful month with this project. After struggling to work out why I was getting some weird signals being measured by my logic analyser (word to the wise: don’t forget to connect GND), I managed to get some relatively meaningful waveforms, meaning I could properly start to write a sigrok decoder.

Writing a decoder was a slight challenge as I had never touched Python before, but I was able to get something working in about 24 hours!

[Read more]

The SSD Port and (finally) Some Logic Analysis

I now have everything I need to get started on revealing the secrets of the Psion SSD Port. So, here’s what I’ve been up to this morning.

Rather than pull apart my “production” 3c, I’ve decided to get to work on a slightly broken 3a. I don’t like the idea of doing something dumb thanks to my inexperience and blowing up my 3c. The 3a’s battery compartment is in a pretty bad way, but it powers on quite happily with a Series 3 external PSU. So, I pulled it apart and got to work.

[Read more]

Logic Analysers, CPLDs and Dunning-Kruger | Details

It’s been a few weeks since my last update on this project. This is partly because I’ve been waiting for a couple of bits to arrive, specifically a logic analyser based on the CY7C68013A and an Altera MAX II EPM240 board. But to be honest, the delay is mostly because I’ve realised how much I need to learn. I mean, I kind of knew that I needed to learn a lot, but I didn’t actually realise how little I already knew. Trust me, folks, Dunning-Kruger is very real and has smacked me in the face with its pointy inverted curve. Again.

[Read more]

The Noob Looks At FPGAs and CPLDs

When I started thinking about this project, I knew there was going to be quite a steep learning curve. Picking up JavaScript after a long absence, trying to wrap my head around C after trying (and failing) to do so about 20 years ago, learning more about electronics than just holding a soldering iron the right way around.

What I wasn’t expecting to learn was how to design a microchip.

[Read more]